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PART I
CHARGE COUPLED DEVICES
Abstract
During this period two approaches have been taken to study CCD's and
some of their fundamental limitations. First, a numerical analysis
approach has been developed to solve the coupled transport and Poisson's
equation for a thorough analysis of charge transfer in a CCD structure.
The approach is formulated by treating the minority carriers as a surface
distribution at the Si-Si O 2
 interface and setting up coupled difference
equations for the charge and the potential. The SOR method is proposed
for solving the two dimensional Poisson's equation for the potential.
Methods are suggested for handling the-discontinuities to improve con-
vergence. Second, CCD shift registers-have been fabricated with parame-
ters as suggested by Krambeck which should allow-complete charge transfer
independent of the transfer electrode gap width. A test instrument has
been designed and constructed which can be used to test this, or any
similar, three phase CCD shift register.
I
'I
2
Introduction
In 1970 the CCD concept was introduced to the readers of Electronics
magazine.' An article presented `sere followed shortly after a paper by
Amelio, Thomsett and Smith was published in the Bell System Technical
Journa1 2
 which announced the experimental confirmation of the charge-
coupled device concept. The device concept exploits the phenomena of
charge transfer along a semiconductor- insulator interface, typically
Si-SiO2 interface. A 3-phase structure is illustrated in Figure 1. The
3 electrodes, which form a one-bit cell, are sequentially pulsed with
voltages forming a "traveling-wave" type of potent-al well. Thus one may
also think about charge being placed in the traveling well and being
transported by the well. Actually the well is formed in an adjacent
region near the charge, and then the electric field plus diffusion
forces the charge to move to this new location of the well.
Metal Pads	 01	 ^2	 03
Figure 1. 3-phase CCD Structure
I
t
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In Figures 2 and 3 methods are shown for gating charge into and out
of the charge transfer structure. Figure 2 shows an injecting P-N junc-
tion and an insulated gate for gating charge into a shift-register type
structure. Figure 3 illustrates the injection of charge by optical
means. A two-dimensional scheme for charge accumulation, storage, and
transfer allows the CCD to be used as a video camera. This is one of
the most interesting applications of CCD's since ideally it should allow
construction of a fully integrated self scanning video camera.
Charge transfer devices possess few unique functional capabilities;
however, they promise ultimate simplicity for fabrication. This may lead
to more extensiv . ; integration of electronic functions into single silicon
chips, and it might lead to increased reliability and decreased cost.
There is a great deal of interest in CCD's for these reasons.
In the following we focus on some of the problems associated with
operation of the CCD, and we discuss the theoretical and experimental
approaches which we are using to study these problems.
Limitations
All electron devices have certain limitations such as finite transit
times, maximum allowable currents and voltages, and maximum power gain
available for stable operation. The two fundamental limitations con-
sidered here are different from those. One of the integral functions
performed in the CCD is information storage, and the storage time depends
upon how long the charge is in route through the charge transfer struc-
vire. Since the stored charge represents excess minority carriers, there
is a finite lifetime for the excess charge. It will decay exponentially
unless it is refreshed, and the lifetime represents a limitation on the
memory storage time.
4It
i
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Figure 2. Use of Junctions for Input and Output Charge.
0 1	 ^2	 03
Figure 3. Image Scanner.
5The second limitation is associated with the potential harrier
betwe ,an adjacent potential wells beneath the electrodes. When a
voltage is applied to an electrode on the Sio.,, surface, it may produce
a depletion region in the silicon which is on the order of 1 t , deep.
One nay assume that the depletion extends laterally for approximately
the same distance. For complete charge transfer it is necessary that
depletion regions beneath adjacent electrodes should overlap; otherwise,
there will not be a complete charge transfer between the electrodes.
Thus, there appears to he a restriction upon the maximum allowable spac-
ing between the electrodes. 'Phis has been of some concern because of
the limitations of fabrication technology in defining the electrode
sizes ana -he inter-electrode gaps.
The (,tent of these limitations as to storage time and maximum
allowable gap spacing depends upon such things as the density and crose-
section of trapping states at the Si-Si f)„ interface and the actual inter-
face electric potential, which in turn depends upon the fixed surface
charge at the interface ( Q ss ) and the substrate doping. We have taken
two approaches to investigating these limitations. First, we have been
developing analytical procedures for studying these parametric effects
on charge transfer. An anal y sis of these effects requires the applica-
tion of sophisticated techniques. In the next section the relevant
theory is considered. Second, we have been involved in experimental
work to construct and evaluate a CCD register which is so designed as
to eliminate the barrier potential problem. This is reported in a later
section.
Theory of Charge-Transport Along Si-Sig). Interface
The cross-section of a CCD Structure is shovn in Figure 4 along
with a graph which gives the relative distribution of mobile charge
density normal to the interface. The total charge laver consists of
the "block" distribution of fixed charges and the "fillet" of mobile
charge. For substrate dopings levels of C B = 10 1 ' cm- ', the total space
charge laver is about one order of magnitude less than a deBye length,
LIB	 /
L
	 ^
kI'.
	 (l j
q nJ
Space Charge
6
Figure 4. Charge Distrihution in CCD.
For silicon at 300° K, L D - 25	 therefore, the charge layer is approxi-
mately 2.5 v and the "fillet" of mobile charge is considerably thinner.
The fact that the mobile charge laver is thin prompts the following
simplifying assumption:
The mobile charge layer can be treated as a surface sheet of charge
for the purpose of transport anal y sis and for calculating its effect upon
the potential and field distribution within the CCD.
7Fe. an analytical development one begins with t',e transport and
continuity equations:
J 
	
= - gD pVF+ gW P EP	 (2)
J n
 = gDnV&l+ qu ncn	 (3)
a?_ - - 1 V	 J - U	 (4)dt	 q	 p
7L	
V • Jn - U	 (5)
We consider only currents flowing laterally along the surface when
dealing with excess minority carriers, since there are no sources norLial
to the interface. It is necessary to deal only with the minority carrier
in the surface layer. Let us assume a p-type substrate; thetefore, we
will analyze the transport of electrons. A surface sheet of charge,
Q(x), and a surface sheet of current, I(x), are defined by:
Q
n 
(x) i q	 n(x,y)dy	 (6)
I
n (x)	 I: Jn(x>v)dy	 (7)
Substitution into equations (3) and (5) give-:
In(x) s I)n
 -
^	 1( x ^t) + •nt:x nQ (x't)	 (8)
Q	 ; I
n	
-^ -L	 (x,t)	
_	 'x
where:
,G
Q(x)	 _	 t'(x,v)dv	 (1(i)
:he quantity Q may be considered as a surface recombination rate.
U(x,y) is a volume net recombination rate which could be based on the
Shocklev--Read or some other appropriate model. Finally the differ)°ntial
(9)
8equation for charge transport can be obtained by substituting (8) into
(9):
a20
	 a
..51	 D _--7A + ,. ( u E Q ) - Q
	
(l 1))t	 r. ^3x	 ax	 n x n
Equation ( 11) is not complete even if bol:adary and initial values for
Qn are given because the electric field Ex depends on Qn. A solution for
the electric field cannot generally be obtained from a one dimensional
analysis. For the CCP structure, it appears that the simplest useful
form of Poisson's equation for the potential y (from which the field is
found) is a two-dimensional problem. The general Poisson's equation is:
q(Nd - Na + p - n)	 (12)
and
E	 - 2
x 
s	
dx
Equation (12) can be solved with Q n entering into the solv f-ion as a
boundary condition at the interface. Both (11) and (12) must be solve]
simultaneously, and it see.^s r •',er unlikely that the result:,at coupled,
non-linear differenti p l equations will have a solution which can be
found in a functional f( , rm. Numerical techniques can be applied directly
to obtain soluiLions for special cases.
Figure 5 presents a diagran, showing the sequence for obtaining a
solution. We assume that the values of 	 Q
n 
and	 are known at time tn;
therefore, the values for Q n at to+l can be found ty extrapolation from
equation (11). With the va.'-es of Qn at to+1' equation (12) may '.-e
solved for a new set of values for ^. The procedure is iterated until a
specified time t N is reached.
A less complicated proble,n was solved by Strain and Schryer (3), and
the solution is of interest hecaust it points out certain capabilities
and limitations of the CCD and indicates a possible approach to solving
equation 1 11). They consider the case where the gap ;pacing between
electrodes is zero. This causes the field at joints between electrodes
to be infinity; however, in a numerical solut i on this causes no difficulty
since such points are eliminated from consideration with respect to the
field. The lateral field component is determined from the surface
(13)
i9
Set initial conditions @ t = 0
on Q_ and ^
Compute new values for Qn ( t + :fit) from'
continuity equation (11).
Make one iteration with equation (12):
02	 = - P/E
Test for convergence by criterion
>e	 m mv	 s E
Increment t:
t = t + ^ t
No	
Is	 t	
Tmax
Yes
STOP
Figure 5•
	
Flow Chart for Problem Solution.
L
Metal Pads
Silicon Dioxide
i con
Surface
Potential	
Charge transfers
Figure 6. Structure with Zero Limit Gap Studied
by Strain and Schryer.
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potential, and the potential depends upon the charge on the electrodes
due both to the externally applied voltage and the self -field due to the
mobile charge at the interface.
The interface potential can be expressed in an approximate form as
a linear function of the mobile charge at the interface:3
*(x) y *0 + Y(VA - VFB + Qn/Cox)	 (14)
where Y is a number between 0.7 and 1 which is chosen to make (14) give
the best agreement with the exact expression for *. The fielc, associated
with this potential may be considered as an "external applied field."
_ —	 a
'	 (15)EA	 ax = + ^Cox ax
The "self field" is due to mutual repulsion among the charges making up
the distribution QW using the method of images, Strain and Schryer show
that the exac': self	 Ad can be approximated as being proportional to
the derivative of Qn , aQn/ax.
-	
d	 a^	 (16)
ER 	 Cox + Es ax
The total lateral interface field is E A + ER.
Yd	 26	 aQn
E = hA + ER = - 
Eox + fs^ Eo ax	
(17-A)
E _ - S ax (17-b)
S =	 1d_+	 26	 (17-c)
Eox Es + EOx
Substitution of these results back into ( 11) gives
aQ
n	
a 2Q 
n +	
aE 	 aQn
(18)
at 
a D
n 9 2x 	 un Q	 x +n ax	 un Ex ax - Q 
Strain and Schryer also neglected the -::tcotty ination at the interface so
that Q = 0. Substitution of (17-b) 	 '18) gives:
11
aQ	 aQ	 a2q
at	 11S ( at
	
n
n ) 2 + (D + uSQ) ax2n
	
(19)
Equation (19) is non-linear and one could not generally expect an analyti-
cal form of solution. With a set of initial and boundary conditions (19)
can be integrated by numerical means.
The geometry considered b y Strain and Schryer is shown in Figure 6.
It is assumed that some initial charge distribution exists at the inter-
face under electrode 1 and that a potential is applied to electrode 2
to attract the charge. To obtain boundary conditions, it is assumed
that no current flows to the left, thus requiring aQn/ax = 0 at x - 0
and that the field approaches infinity in the infinitesimal gap at
x = L so that Qn = n is required for a finite velocity and current. With
this formulation equation (19) can be solved as a function of time on
the interval 0 < x < L. Strain and Schryer chose to normalize the equa-
tions and translate the zero reference for the charge. The normalizing
factors are:
	
T = t /T0	 , To = uuo	 (20-a)
U0 = 1 volt
y - X/L	 (20-b)
u = SQn/uo	(20-c)
a = kT/euo	(20-d)
w = u + a	 (20-e)
Utilizing these normalizing factors equation (19) reduces to
equation (21):
	
aw
=
 ( aw )
2+ m 
a 2 w
	; 0	 y < 1	 0	 T < 00	 (21-a)3 T 	 ay	 aye 
I12
ay (o,T) - 0
	
	
(21-b)
a
w(1,T) - a	 (21-0
In order to solve (21) numerically, a suitable net or grid of points
on the T and y axes must be chosen. Thus at gridpoint (j,k) the values
of yj and T  are j - h and k • AT respectively. Derivatives are expressed
in finite difference form:
k+l	 k	 k	 k-1
aW w 	 - w;	 W i - w^	 j	 ^	 ors	 j
3 	 Al.	 AT
k	 k_ k
a ^ 
Qw	 j+l h	
or,	
h
	
- wj	 w^	
wj-1
Vote that there are two possible definitions, the first being called a
"forward" difference and the second a "backward" difference. Presumably
either formulation should give the same results; however, each must be
somewhat in error because the finite difference is only an approximation.
This freedom to choose the form for the finite difference allows one to
choose the form optimum for the problem at hand. Strain and Schryer
very cleverly chose difference forms which ultimately produced a set of
linear difference equations. Their finite difference form is:
k+l	 k	 k+l	 k+l k	 kwj 	- wj	 1 wj+l - wj -1 wk+l - wj - 1
0T	 2	 2h	 2h
	
k	 k	 k
+ wk
+1 wj+l + wj-1 - 2wj
	
j	 2
	
k	 k	 k+l	 k+1
+ wj+1 - wj-1 r''j+l - wj-1
	2h 	 2h
w
k+l + wk+l - 2w k+1
	
+ wk	 j+1	 j-1	 j
	j 	 h2
where 1 < j = J and h - 11J. The boundary conditions are w k+l = wk+l
and wk+l = a.
j
Study of % charge remaining versus time
for the zero gap limit structure.
Case A: Parabolic shaped initial distribution.
Case B: Uniformly shaped initial distribution.
T s L2/ u - 1 nanosecond.
Sn = 10 volts.0
% Charge Remaining
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Figure 7.	 Plots of % Charge Remaining Versus Time.
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The formulation of (22) is a generalization of the Crank-Nicholson
technique which has been applied to the diffusion or heat flow equation
(4). Several interesting results were obtained by numerical analysis with
the digital computer. Some of these results were duplicated by us after we
had written a program to solve (22). Our program is given in Appendix I.
One of the results-shows the-charge remaining under an electrode as a
function of time after the adjacent electrode is pulsed with a voltage of
a polarity which attracts the excess carriers. This plot is shown in
Figure 7. It-reveals that the charge at first is rapidly transferred due
to electric field forces and then more slowly due to diffusion forces. The
actual transfer-time-for 100% transfer would be infinite, but practically
a small fractional percent remaining may imply adequate transfer. Most
applications would involve a large number of transfers in register-like
structures (100 or more); therefore, a small percent loss on each transfer
accumulates-to-a-sizable-loss-after a number of transfers. Increasing the
electrode-voltages-speeds up the transfer; however, the voltage must be
limited to prevent breakdown or inversion in straightforward applications.
Thus for a given requirement on minimum percent loss and maximum voltage,
there is a minimum attainable transit time for charge transfer. Strain
and Schryer also states that the transfer time is relatively independent
of the initial charge distribution, and our analyses verify this. In
Figure 7 the percent charge remaining vs. time is compared for several
initial distributions.
As a result of their analysis Strain and Schryer predicted that CCD
shift registers should be able to operate at perhaps 50 MHz bit rates.
They pointed out that the "gapless" electrode structure analyzed gave
unrealistic results in that most of the transfer region is "field-free."
Practical gapped electrode structures produce lateral fringing fields
at the Si-SiO2 interface beneath electrodes, and these fields decrease the
transfer time.
Two-Dimensional Analysis
When practical electrode structures are considered, then the fringing
fields exist and must be accounted for. As pointed out previously, this
requires a solution of Poisson's equation simultaneously with the transport
equations. The simplest useful formulation for finding the potential is
15
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Figure 8.	 Geometry of the 3-electrode
Problem to he Solved.
a two-dimensional model. Furthermore, one must consider a small number
of electrodes to limit the size of the numerical problem to something
managable with the computer. We have chosen a three-electrode structure
for finding the potential, and the configuration is shown in Figure 8.
Since it is not practical to model an entire practical physical
structure, one must also impose certain artificial boundaries with their
attendant boundary conditions. We have done so in the following way
referring to Figure 8. First, around the air space above the oxide and
electrodes we have imposed a gua rd or shield which has the same potential
as the substrate. The substrate (silicon) is also bounded by what might
I16
be considered to he an ohmic contact, i.e., it is assumed that the con-
centration is the sage as the thermal equilibrium value along this
boundary. Along the edge of the oxide it is either assumed that the
potential is the same as that on the guard or the tangential field is
zero. It is proposed that an analysis of charge transfer from electrode
1 to electrode 3 in two steps will give insight into charge transfer for
a finite 3 phase shift register type of structure.
To solve for the potential we actually go back to Gauss's law rather
than tackle the Poisson's equation head on. In differential form Gauss's
law gives:
n	 D	 P
	
(23)
where
D	 e E
with p the space charge density, D,the electric flux density, E the
electric field intensity and E the dielectric permittivity. However, the
more convenient form of Gauss's law for our purpose is the integral
formulation:
iD • nds .=Jv Pdv + )IQ
s
ds + Eqi
	 (24)
s
The left hand side of (24) is a surface integral over the surface
enclosing the volume of interest, and n is a unit normal vector at the
point of integration. The tertr fv 
Pdv is a volume integral over the con-
tinuous space charge distribution. The term ) Q sds represents a surface
integral over all surfaces which are enclosed by the exterior surface S
and which have a singular surface charge distribution Q s . This term
allows the treatment of the interface charge Q ss due to oxide ions and
the laver of mobile charge Qn in the silicon. The term %qi is the sum-
mation of all fixed point charges within the surface S. Now any volume
of interest, V, can be broken up into elementary volumes with their
encompassing surfaces, most of the surfaces being mutual to two volume
elements, and the integration carried out piece-wise. If the elements
are small enough then the normal component of D, i.e., D	 n , can be
approximated in terms of a finite potential. difference.
17
This formulation allows us to handle discontinuities in the dielect-
ric constant and singular distributiops of charge. Before going further
we should note that we are taking the dimension normal to the plane of
the Figure 8 to be infinite so that we can neglect contributions to the
surface integrals of those ends. This allows us to actually consider
only a two-dimensional geometry and is a well known technique applied to
long structures such as a transmission line, etc.
We refer to Figure 9 to illustrate how that this technique can be
implemented in finite differences. First of all, a grid is formed to
specify a finite number of points on the bounded surface of Figure 8.
The grid does not have to be uniform and in fact is chosen not to be. We
can specify grid points by a dual notation (J,k) or by a single notation
(I) if we specify the manner in which we count the points to arrive at
M. We assume that there are N points in a row spread across the x
dimension. To get to point (I), we count from the left hand corner
across to the right hand boundary, then move up one line and back to
I+N-1
I+2.I
J+N	 i I+N+1
	 I
J
i
I- IN, - 1	 I-N	 I-N+1
I	 I
point.
Figure 9.	 Grid Notation.
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the left hand boundary, across again etc., until we reach the point
(I). Let the point (I) correspond to (i,j). Then referring to
Figure 9, points immediately surround (I) are as follows:
	
(1 + 1, J)	 (I + 1)	 (i - 1 1 j)	 (I - 1)
	
(i, j + 1)	 (i + N)	 (i, ,j - 1)	 (I - N)
Now we apply (24) to the element of volume containing point (I)
and use a finite difference approximation for D • n . The left hand
side of (22) for the element is:
1+1
	 w I ) 	— (1^ I+N	 I)
	
` R	 A	
_Yl + ET	
FYI	
AX 
G I-1	 ^I )	— (y' I-N - ^I)
+ EL	
GY	
GYl + CB	
AX	 nXI
	
I	 I
where the notations E R , ET , E L and L B imply average values of the
permittivity on the right, top, left, and bottom boundarys. The right
hand side of (22) is either:
q (p - n + Na - Na)AXIGYI
or, if the boundary encloses the S1-S102 interface with surface
charges Q. and Qss:
q (p - n + Na - Na) AI _Y I + (Q SS + Qn)-xl
The terms p - n and O n depend upon the potential y. For the thermal
equilibrium case we can use either the exponential or Fermi integral
function (we have used the latter) to compute the dependence upon ti.
It is not useful tD consider the surface charge Q n if one were only
interested in the tnermal equilibrium case. For the transient situation
one must use the coupled equations with an appropriate mode for recom-
bination. This vili he discussed later.
Now if NT is the total number of grid points enclosed by the entire
boundary, then the procedure outlined is repeated NT times producing as
many equations and unknowns. The left hand side of the equation set is
linear in (W I ), and the right hand side v:! ill be a nonlinear function of
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•	 •
N points	 • • •	 •,
0	
*-T
N points
	
•	 O 0 •
O 41
Figure 1.0•	 Form of Square Matrix on the Right
Hand Side of Equation 24.
(,). The form of the matrix for the left hand side is shown in
Figure 10. The matrix has a diagonal and elements on either side once
removed and N-times removed. Algorithms are needed for computing
GX I , AY I and the average permittivit y to establish the matrix elements.
This requires the use of conditional statements in the program that
assign the values to the elements according to the range in which I
falls. Elements of the matrix on the right hand side of (L4) must also
be calculated. Conditional statements are also used to limit p and n.
The first approach to solving this set of equations Is a "brute
force" Gauss-Seidel iterative approach. Our system to date includes
NT = 6300 elements; therefore, straightforvmard Gauss elimination is im-
practical. We have another serious difficulty in that the system of
equations is non-linear and the right-hand side depends upon (1) which
is being solved for. This very likely will slow the convergence of the
iterative procedure since the right-hand side is continuall y being
readjusted. The Gauss-Seidel formulation proceeds as follo^,s:
[A] [;]	 -	 [f]	 (25)
Where [A] is the matrix of form shown in Figure 9, [.1 is the column
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matrix of potential values, and (f] is a column matrix with elements
f I
 depending on * I . The matrix (A] can be broken up into three parts;
(D), the diagonal; (L], the lower triangular; and [U], the upper
triangular.
[A] - (D] + (L] + [U]	 (26)
Therefore (26) can be written:
[D + LI M - [-Ul f fl + [f]	 (27)
or
(^] - (D+L] -1
[ 
	
+ [D + L] - 1 [f]	 (28)
The inverse [D+L] -1 is easier to find than the inverse [A] -1 . The
N
iterative procedure starts with a current approximation for called
fkp] (n) . Then the left hand side of (28) is taken as the next estimate
[^](n+1). Therefore, the iterative procedure proceeds as:
	
M (n+l) - [D + L]-1[-U][W)(n) + [ D + L] - 1 If) (n)	 (29)
The iteration continues until (a,]n+l converges to within the tolerable
deviation from [fl . Equation (29) gives the elements of [^] as:
N
^(n+l)	 - 1 I-1	 (n+l) - 1	 T a ^(n) + fI	 (30)
I	 a,, J. ,	 a,, j.l+lL a 	 	 IIJ J	 k
All elements on the right-hand side of (30) are known when ^ (n+l) is to
be calculated.
In order to speed the convergence, the accelerated Gauss-Seidel, or
successive over-relaxation (SOR), technique may be used. This procedure
utilizes the results obtained from the steps outlined above. The
iteration proceeds according to equation (31):
^(n+l) - w (n) + 
	
I>(n+l)- ^; (n)
	 (31)
where <;^ 1 ; (n+1) is the calculated result from equation (30). ^; is called
the acceleration parameter and w < 1 corresponds to an"under-relaxation,"
W - 1 corresponds to the standard Gauss-Seidel, while w > I corresponds
to "over-relaxation."
21
We have now sketched the method used for finding the potential.
In Appendix II a computer program is given which has been developed to
find the potential distribution when the electrode potentials, the bulk
charge density, and the interface surface charge density are specified.
This is the essential two-dimensional problem. Of course the desired
result is the surface charge distribution of mobile charges at the
•
Si-Sio 2 interface. In the next section we outline the method for
simultaneously finding the distribution of charge simultaneously with
the solution for the potential.
Solution for the charge Distribution
The program presented in Appendix II is written to handle charge
distributions in the bulk for thermal equilibrium conditions. Of course
we are interested in cases inhere thermal equilibrium does not exist. We
need a procedure for dealing with these cases as well. Our first
assumption is one which is standard for most MOS calculations; namely,
that the minority carrier charge density in the substrate can be neglected.
All minority carrier charge will he handled as a surface charge layer at
the interface. The majority carrier c	 entration in the substrate will
be assumed to he the value at thermal equilibrium for the particular
potential which exists. Since the majority carriers can dove freely in
the substrate in a direction normal to the interface, this seems to be a
reasonable assumption that thev can he depleted or accumulated as rapidly
as the field changes. Minorit y carriers, on the other hand, must either
he generated (thermally or opticall y ) locally or trans^)ortea laterally
along the substrate from some • source. The thermal generation !^echanism
is too slow to he significant durin, 3 charge transport transit time.
Therefore, onl y those thermall y generated carriers accumulit{• d prior to
the charge transfer transient :ire to be considered. The Pfohle^ then is
divided into ao parts. First the thermal equilihriu, ,- surface charge
distribution prior to the transfer transient is found. Then the source
of excess carriers is introduced, and the charge transfer potentials are
applied to the electrodes. The transient problem is then salved.
The first step requires some model for finding; the ;)'etrdnsient
equilibrium value. V.e use the approach tr , "itionally applied for analvsis
of the MOS structure. t.'e assume that thu interface potential for thermal
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equilibrium, ^So, never exceeds in magnitude the value for strong
inversion. For a P-substrate:
Leo . 2 9 k
n (Na/n l )	 (32)
Now we introduce into (0) for the recombination rate a Negative quantity,
or generation rzte, which will be zero if the surface potential is less
than or equal to A so . A suitable function is of the form:
C0 (^ so - Ws)
Q	 BT	 ^S	 Sc
1<
(33)
0	
Ws — Aso
When the transport and Poisson's equations are integrated to equilibrium
from any initial condition, the surface charge Qn will build up until ^s
is no greater than e go • After this Q can he set equal to z.!ro for the
remaining transient solution. The parameter C
0 
is a capacitance per unit
area, and might be chosen as the oxide capacitance. The parameter T is a
time constant suitably chosen to expedite the solution for the initial
equilibrium prior to the transfer transient.
Our first approach is to integrate the transport equation explicitly.
We drop the subscript n on Q to simplify notation. We use the subscript
m to count grid points from the left hand edge of the interface, i. e.,
x - mGx, and we use the superscript k for the time index, i.e., t - k"t.
Equation (11) is expressed in finite difference form:
Qkm	 m .	 (Qm+l 2Qm + Qm-1)
4t	
An	
Gx2
+ u((^ M+1 - ^m)Qm - (um - `m-1)Qm-1^	 •k	 (34)
"xY 	
- Om
The term Q i+1 can be found from the prior values for Q `	 ^`,	 etc.
t:.
Note that the values of ^, along the interface are chosen t:om the
array
 of values W I obtained in solving the Poisson's equation. Let m - 0
correspond to the value I - NL, then:
W	 u (NL + m)
m
r	 ^
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Thq procedure for integration of the equations can now be summarized.
We start with an initial set of electrode potentials and an initial charge
distribution. Poisson's equation is solved for the potential distribu-
tion using a method such as Gauss-Seidel or SOR. The required values of
* are substituted into (34) and a new distribution for the mobile surface
charge Q is obtained at a later time t + At The new values of Q are sub-
stituted into the charge distribution in Poisson's equation and a new
set of potential; are found.
Summary of Theoretical Work to Date
In starting this work we felt it would be helpful to become very
fam:'liar with some approach which had been successful. Therefore we pro-
grammed the solution technique outlined by Strain and Schryer and dupli-
cated some of their results. We had hoped to be able to avoid solving
Poisson's equation for gapped electrode structures; however, unjustifiable
assumptions were required in order to circumvent this problem. We then
began an investigation of numerical techniques for solving a two-dimen-
sional Poisson's equation, and we have attempted to obtain thermal equi-
librium type solutions. The Gauss-Seidel and SOR methods do not provide
satisfactory rates of convergence so far. We believe that the situation
can be improved. First, we have not tried to construct an initial solution
using the method for treating the charge distribu t or. explained in the
preceding section, and this possibly will improve convergence by precluding
rapid changes in the charge distribution at the interface leadinL to over-
shooting and oscillation. Second, at the expense of some complexity in
programming, we can introduce the discontinuities presented by the different
dielectric constants in the three media gradually. These two procedures
have high potential for improving the rate of convergence. Third, we are
investigating a routine for solving Poisson's equation developed at the
National Center for Atmospheric Research. This program which has beer
used quite successfully here at MSU reportedly is much faster than the SOR
method. It could at least he used to rapidly obtain initial potential
estimates before applying the first and second procedures above.
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Development of Test Circuitry
Our first approach to devising, test circuitry for CCD registers was
to design circuits to realize the ideal waveforms for the transfer
electrodes on a 3-phase CCD as presented by Boyle and Smith in a review
article (6). This would simplify the comparison of theoretical and
experimental results in that computer programn.ing would be simplified.
Such a scheme requires the control of 3 voltagE levels stepwise on the
electrodes. Conceptually this procedure was very simple to design using
a ring counter, simple logic, and some summing circuits and drivers.
The circuits were designed and constructed with student help. However,
there was an essential difficulty in obtaining the waveforms at high
speeds. Finally it was decided that two level waveforms which would be
more practical in application should be used. With some additional pro-
gramming complexity we can simulate transfer using actual two-level
waveforms easier than we can produce the actual three level waveforms.
In Figure 11 the two-level waveforms are illustrated for the trans-
fer electrodes. Charge-transfer occurs as the waveforms on adjacent
electrodes rise or fall. The system uses a three-phase clock which has
an output pulse on each phase with unequal rise and fall times. The
clock is a multivibrator which clocks a ring counter. The three outputs
from the ring counter drive the pulse amplifiers which have unequal rise
and fall times and have the capability for level adjustment. The control
gat, ,. the register under test is pulsed by an input sequence controller,
The sequence controller is a register which can be loaded with "ones" and
if
	
in the desired pattern. The re g ister is then clocked by the
system clock either continuously or for one cycle of the register. The
output of the CCD register under test can be observed with an oscilloscope
for continuous operation. Operation on a one-cycle basis is monitored by
an output comparison register in which the output is decoded. For this
mode of operation, one loads the input register with a BCD number. The
number is loaded into the register, and'on push button operation it is
cycled through the CCD. The output register then displays the number
actually coming from the CCD register output. This feature will not be
of great use	 t,e initia'. work, but the system should serve as the basis
for the design of a "universal" tester for CCD registers. The block
Waveforms
for
Transfer
Electrodes
2s
diagram of the system is shown in Figure 12. We will later supply full details on
the circuit design and operation of this tester which is the basis of a Master's
thesis for a graduate student at MSU in Electrical Engineering.
9
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Input	 Output
Cate
	
Gate
Waveform	 V rave form
	
Time	 t
Figure 11. Waveforms for CCD test circuitry.
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Figure 12.	 Block Diagram for the CCD test system.
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Design and Fabrication of a CCD Register
One of the problems of CCD's discussed earlier is the potential
barrier which may occur when finite gaps exist between electrodes.
Earlier N-substrate devices which used holes as the mobile charge required
very narrow gaps, on the order of a micron. This taxes the technology
for photolithography which generally is available. Krambeck (7) showed
that it was possible to choose the substrate background doping, oxide
thickness, etc., in such a way that the barrier is prevented and com-
plete charge is transferred. We refer to the article for a detailed
analysis by Krambeck. Krambeck showed that complete charge would be in-
sured if the inequality (35) on Q ss was met:
2N^ + Eax (V 2 - V 1 ) < Qss < 2N
where N is the,background doping, V 2 and V i are potentials on adjacent
electrodes, d is the oxide thickness and a and q are the permittivity
and electronic charge. From this result Krambeck concluded that the a
p-substrate with a doping of 10 15 cm-3 or less and a good quality oxide
would allow complete transfer independent of the electrode gap spacing.
Our experimental work here consisted of fabricating and packing 16
CCD shift register, each with 16 bits, test devices. We used both
<111> and <100> silicon. For the geometry we consulted with Mr. Ben
Hollis and settled on a 0.3 mil gap spacing and 0.6 mil pad width which
was considered to be feasible with the photolithographic capabilities at
MSFC. Using this criterion the metallization appeared to be good on the
majority of the devices made.
The <111> silicon gave flat band voltages from -2.5 to -3 volts with
approximately 1000 angstroms of oxide on a substrate with 3.8 x 10 15 cm-3
doping. The minimum 0
ss 
/q was approximately 4.8 x 10 11 cm-2 for the sur-
face state charge. From Kranbeck's curves in Figure (3) (reference 7),
this material when so processed falls in the midrange for maximum and
minimum values. The <100> material gave flatband values of -1.3 v to
-1.6 v depending on the annealing process used after oxidation. All oxides
were grown in dry , 0 2 at 1150% and were annealed in N 2 at 1150°C for times
from zero to 20 minutes. The Q ss /q values are approximately 2 x 1011 CM-2
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which are also in range but near the minimum values on Krambeck's chart.
Higher values of Qss /q could have been obtained by eliminating the
sintering step after metallization; however, from experience it was
anticipated by Mr. Hollis that the bonding pads would pull away from
the substrate if the sintering step were deleted. The remainder of the
process followed the P-channel MOS procedures at MSFC with the exception
of the predeposition, second oxidation, and the gate oxidation:
3-2 Predeposition
(a) 980°C furnace.
(b) 8.8 ssb N2 + 4.4 ssb 0 2 , 5 minutes.
(c) Add 12 ssb, ly PH 3 in Argon for 7.5 minutes.
(d) Remove PH31 continue N2 :02 for 5 minutes.
3-3 Phosphorous glass removal
(a) 15-30 second 10:1 HF dip, room temperature.
(b) 10 minute soak in D.I. H2O.
(c) Blow dry with N2.
4. Second Oxidation (Dry out and drive-in)
(a) 1150°C furnace.
(h) 10 gb 02 for 10 minutes.
(c) 10 gb N2 for 5 minutes.
5. Channel Photoresist
5-5 Etch with buffered oxide etch at 50°C for approximately
3 minutes.
6. Channel Oxidation
6-1 Same
6-2 Oxidation
(a) 1150°C furnace
(b) Water warmup, 1 minute, 10 gb N2.
(c) Oxidize, 30 minute, 10 gb 02.
(d) Anneal, 0-10-20 minutes, 10 gb N2.
The predeposition gave a 30 ohm N-type layer. After subsequent drive-
1n and channel oxidation the layer had approximately 21 ohms resistance
and junctions had approximately 35 volt breakdown. Flow rates were
measured on Matheson meters except for the predep step which used the
Brooks meters on the CMOS doping system.
Concurrent with fabrication of the CCD register MOS transistors and
capacitors were fabricated on test wafers. Flat band threshold and
i
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breakdown voltages were obtained from these test devices. Channel oxide
O
thicknesses were approximately 1100 A on test wafers. All transistors
were depletiop mode with the exception of the <100> devices with 20
minute anneal which had a flatband voltage of -1.3 v and a threshold of
+ .8 v. These devices would probably fall below the minimum on Krambeck's
curves.
A photograph of the resultant CCD structure is shown in Figure 13.
Note that the transfer electrodes for two phases can be connected and
brought out to bonding pads all on top of the oxide. The transfer elect-
rodes on phase one are interconnected by N tunnels. This could conceivably
cause a problem which will be discussed later. The entire fabrication
required only 4 mask levels. The mask design was done using the computer
controlled graphics facility in the technology division.
Figure 13. Photograph of Packaged CCD's.
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Device Evaluation
So far only preliminary checks have been made. We expect to be
evaluating the charge transfer capability during the next two months.
Preliminary checks indicate that the channel is inverted with no elect-
rode voltage. This might be inferred from the fact that Q ss falls within
Kranbeck's allowable range. Consequently there is leakage between all
junctions. For example on <111 > devices the leakage between the collector
and substrate is 50-80pA, from source to substrate 120-150PA, and from
phase 1 to substrate 200pA.
It seems clear that there will be a conductive current between the
source and collector which will. be modulated to some extent independent
of the control gate action. This poses a problem concerning detection,
because there will be a current pulse whether excess carriers are injected
or not. Only an experimental investigation will determine how serious
this problem is. We anticipate that the conductive coupling from phase 1
to the collector will be strong enough to cause a significant output.
However,'this coupling will occur as phase 3 finishes; therefore, strobing
to read during a fraction of phase 3 could remedy this. The problem can
be eliminated by connections over the oxide using a silicon gate technique
or by double diffusions to form the cross-unders. The decision to use the
singly diffused tunnels was made when it was clear that the silicon-gate
technique could not be worked out in the available time. The feasibility
of the technique for wide gapped CCD structures should be apparent from
testing these devices. Effects which result from non-optimum construction
can be circumvented.
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PART II
IMPURITY DIFFUSION
Abstract
We first studied the application of previously developed models to
the case of a boron-nitride source. It was found that the predeposition
program presented in the last report could be used to model the predepo-
sition from such a source. The program was modified to include a tempera-
ture dependent solid solubility, and the calculated sheet resistances
agreed well with experimental values for temperatures in excess of 950°C.
Below 950°C, the error in calculated and measured values increase with
decreasing temperature. After some study it was concluded that the
discrepancy is at least in part due to inaccuracies in the measurement
of high resistance layers.
Most diffusions involving spin-on liquid type sources essentially
utilize a doped oxide source. To handle these type sources as well as
diffusion from pyrolytically deposited doped oxides, the work of Barry
and Olofsen was incorporated into the previous program to handle the predep
phase of the diffusion.
i
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Introduction
In the last report two programs were included which were of use for
estimating the properties of diffused layers for various ambient sequences.
One of these programs used the implicit method for solving the difference
equations for diffusion and incorporated the effect of the "built-in"
field which aids diffusion at high impurity connentrations and low temper-
ature. This program was successful in simulating predepositions using a
diborane. source and also for simulating complex drive-in processes such as
used in practical conditions for device simulation. The objective was to
find suitable modifications of the program which would make it useful for
simulating diffusions from boron-nitride and doped oxide sources. The
work done toward these ends is reported in the following.
Boron-Nitride
The boron-nitride diffusion utilizes a source in which silicon wafers
are placed vertically between boron-nitride wafers. Before diffusion is
done the boat is put into a furnace with an 0 2 ambient which oxidizes the
boron nitride wafers. The wafer surface is converted to B 20 3 . When the
boat is further loaded with silicon wafers and placed in a furnace with a
nitrogen ambient, but including a small 02 content, the B2 0 3 decomposes
and particles of B 2 0 3 are deposited on the silicon. A thin layer of glass
presumed to be a mixture of B2 0 3 and Si0 21 is formed on the silicon sur-
face. It may be used as a source or etched away with a 10:1 HF etch,
which rapidly etches the glass, and the impurity layer obtained in the
silicon as the glass was deposited can be used as a. source. The first
estimate of a process model is based on the assumption that the source
maintains the surface concentration at the solid solubility limit during
the predeposition. If this is true, then one concludes that the predep
gives the same type of profile as obtained with a diborane source.
The above hypothesis was tested with the program and some results
are given in Figure 1. These curves are those given by Goldsmith, et. al.l
which are measured values of sheet resistance vs. diffusion time for con-
stant temperature. Superposed are some curves calculated with the pre-
viously described computer program. It is assumed that the surface con-
centration is that corresponding to the solid solubility limit at the
34
Sheet
Re y ,stance
1000
700
500
300
Ohms
200
150
100
70
50
30
20
15
10
0 10	 20	 30	 1,n,	 5n	 6^	 lt:
Predeposition time in minutes
i
I
G;
950 C
^ r I
850oC
—7:z
•	 -
i
^+ "
9500
f}0r---
Figure 1.	 Sheet resistance versus predeposition time
`r• r a Boron !Nitride source.
Solid curves are measured values obtained
from data by Carborundum Corporation.
Dashed curves computed -Ith _,rn^ran.
ir	 ^	 r
35
diffusion temperature. The calculated results agree very well down to
950°C, and then they are progressively in error.
Our first reaction to this result was to seek for physical expla-
nations for the model error and for methods, perhaps empirical, for
describing the time-temperature dependence of the curves. After
attempting to measure layers with high sheet resistance and talking
with others who had experience, we found that measurements of high resis-
tance layers are imprecise. Usually the light doping results in non-ohmic
type contacts so that the measurements are polarity sensitive. An average
of measurements is usually taken which is not the true sheet resistance.
Therefore, we concluded that our program may not be in as much error as
it apparently is at low temperature. What we plan to do now is to test
our ability to predict sheet resistance and junction depth after a drive-
in is accomplished. If our results are good then we can use our previous
programs to generate data for boron nitride diffusions.
Doped Oxide Sources
There has been a great deal of interest in the use of doped oxides
as diffusion sources because profiles can be produced without ever intro-
ducing heavy surface concentrations which strain the lattice. Doped
oxides can be prepared as surface layer sources by at least two methods.
First the doped oxide may be produced by a pyrolytic technique. Second,
liquil sources with a suspension of doped oxide particles can be applied
with a spinner. The liquid carrier is volatile and evaporates leaving a
layer of particles. The layer is soft and can be wiped off, but after a
low temperature (100°C) beat treatment the layer is densified. The
resultant layer can be scraped from the wafer with a sharp instrument
but will not be removed by ordinary contacts. Both the pyrolytic and
"spin-on" oxides are less dense than a thermal oxide.
Barry and Olofsen 2 studied diffusion from a doped oxide and gave an
approximate analytical expression for the resultant profile. Their
equation is:
r.
C(x,t) - C erfc (
2 	)s 
mC0	D
Cs -	 (1)
m + 0, /D.,
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where:	 D 1 ,D 2-- diffusivities in oxide and silicon respectively.
Co -- impurity concentration in tLe oxide.
m	 -- the segregation coefficient
We have had a report 3 that Barry and Olofsen's formula describes the
actual experimental results well. Our original program was modified
to include equation (1) to describe the predeposition profile. Subse-
quent diffusion and oxidation is modeled by the program just as for
other type predepositions.
We believe that the modified programs can he used to generate good
predictions of diffused layer properties and plan to obtain numerical
data during the next period of work.
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PART III
TRENDS IN SOLID STATE ELECTRONICS
Abstract
A selected bibliography of sources supplied in the quarterly reports
and obtained in the fourth quarter is presented. The material is arranged
as follows: (1) CCDs, (2) Bubble Domain Devices, (3) Amorphous
Semiconductors, (4) Ion Implantation, (5) Fabrication. Each section
is briefly summarized.
Trends in CCDs
Work continues on the two major problems encountered in the simply
constrected CCD: (1) loss of charge due to trapping at the Si-SiO 2 inter-
face (2) loss of charge due to potential barriers 8n inter-electrode
regions.
Walden et al l have investigated the use of a buried layer. Here a
thin P-layer is diffused or ion implanted under the channel oxide on an
N-substrate. The collector is biased to deplete this P-layer. Excess
charge is then injected and transferred along the P-N junction which has
a lower effective trap density than exists at the Si-SiO 2 interface. These
devices did not work satisfactorily; however, it was reported that Fair-
child had fabricated a successful shift register using this technique.2
The approach to the gap problem previously was to use overlapping
electrodes fabricated with a more complex technology; i.e.. using silicon
gate techniques. Krambeck 3 proposed the use of P-substrates and controlled
Qss to obtain a surface on which potential barriers in the interelectrode
region will not form. The ti*?z of a recent paper on "conductively
coupled CCDs" at the International Electron Device Conference indicates
thi: work may have been carried further.
"here has also been much interest in simplifying the electrical drive
requirements for the CCD. Krambeck. et  al. `' fabricated a two-phase CCD
with the necessary asymmetry obtained by boron ion implants on one side of
each transfer electrode. The substrate is P type and the negatively
charged implants repel electrons. With equal potentials on both phases
the carriers will bunch at one electrode edge ready to transfer to the
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next electrode as it goes more positive. They claimed very good results.
Melen and Meind1 5 used a previously proposed technique utilizing two
oxide thickness to obtain a single phase CCD. Actually one set of
electrodes has a fixed bias. The drive requirements appear to be simple
and practical.
The theoretical study of charge transport continues to be of interest.
Carnes, et. al. 6 , McKenna and Schryer, 7 Strain, 8 and-Lee and Heller have
published analyses and results for charge transfer efficiency. Ameliolo
published extensive results from a numerical analysis of the CCD structure.
His results supported Krambeck's prediction that potential barriers could
be eliminated on P-substrates.
Perhaps the biggest news of 1972 on CCD's was Bell's announcement of
the CCD self-scanning camera. Images obtained with the camera were shown
at the 1972 IEEE convention in New York. An article subsequently appeared
in Electronics in March.11
Thomsett 12 demonstrated a simple charge regenerator technique to
cope with the trapping problem in CCD's by refreshing the charge before it
is too weak to detect.
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Trends in Bubble Domain Devices
A review article in IEEE Spectrum l brought the subject to the
attention of engineers in 1972. A review of the IBM :ethnical Disclosure
Bulletins for 1972 show that there is interest and activity at IBM in
bubble applications. Several articles in IEEE Transactions on Mag-
netics 2,3,4,5 discussed applications and applications problems for
bubble memories, counting circuits and shift register;.
There has been interest in the use of garnets rather than ortho-
ferrites for bubble material because stable bubbles are smaller in garnets.
Packing density and speed are higher with the smaller bubbles. A new type
of bubble, called a "hard bubble", was observed is garnets. This type of
bubble tends to stay elongated, collapses at a higher field and does not
move in the direction of the field gradient. Hence it is undesirable. A
group of articles 697$819 in BSTJ discussed tae problem and some cures for
it. The gist appears to be that magnetic materials are difficult to under-
stand. The problem is so complex that new phenomena crop up that are
unanticipated by seasoned researchers. Again the ingenuity of researchers
in the field is evidenced by a multiplicity of solutions to the new problem.
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Trends in Amorphous Semiconductors
Our survey was limited to the more traditional literature dealing
with electronic materials, devices, and circuits. Most of the small
amount of material dealt with definitive studies of amorphous materials.
We were unable to detect any significant breakthrough with regards to
application. The claims of earlier critics that the complex amorphous
materials are difficult to p*epare in a predictable repeatable way seem
to still be valid. One disclosure in the IBM Technical Disclosure
Bulletin was of interest in that it proposed the use of laser heating
to change the state of an amorphous film thus changing its reflectivity.
The method appeared to be impractical in that it required the use of
discrete P-N lasers for excitation. However, this is one step in the
direction of using amorphous materials for large screen displays which
was discussed in our last interim report. This seems to be an area
inaccessible to the traditional crystalline semiconductor.
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Trends in Ion Implantation
Publications throughout the year have illustrated the utility of ion
implantations, for achieving high performance in silicon devices. The
applications to CCD's covered in the section on Trends in CCD's are out-
standing. Here the problems of interface trapping, complex phasing of
the transfer-electrodes, and the interelectrode barrier are all attacked
using ion implantation. Ion implantation into cadmium sulfide and gallium
arsenide were reported. Studies of basic effects produced by ion implan-
tations were also reported.
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Trends in Fabrication
Two articles reported the PLANOX 1 and SAT0 2 processes which
utilize the S1 3N4 (nitride) gate and a thick oxide isolation technique
to obtain small dense circuits. A 3-mask bipolar IC structure was
reported 3 , and an issue of the IEEE Transactions on Electron Devices4
was devoted to computer-controlled microfabrication lithographic (photo
and E-beam). The field is still very active and all of the new
results reported are potentially important ones. One article held
forth new hope for the old idea of silicon on sapphires.
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